收藏本站
1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
1
SSTE32882HLB
7201/14
DATASHEET
1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST
AND QUAD CHIP SELECT
SSTE32882HLB
Description
This 28-bit 1:2, or 26-bit 1:2 and 4-bit 1:1, registering clock
driver with parity is designed for 1.35V and 1.5V VDD operation.
All inputs are 1.35V and 1.5V CMOS compatible, except the
reset (RESET) and MIRROR inputs which are LVCMOS. All
outputs are 1.35V and 1.5V CMOS edge-controlled drivers
optimized to drive single terminated 25
to 50 traces in DDR3
RDIMM applications, except the open-drain error (ERROUT)
output. The clock outputs (Yn and Yn) and control net outputs
QnCKEn, QnCSn and QnODTn are designed with a different
strength and skew to compensate for different loading and
equalize signal travel speed.
The SSTE32882HLB has two basic modes of operation
associated with the Quad Chip Select Enable (QCSEN) input.
When the QCSEN input pin is open (or pulled high), the
component has two chip select inputs, DCS0 and DCS1, and two
copies of each chip select output, QACS0, QACS1, QBCS0 and
QBCS1. This is the "QuadCS disabled" mode. When the
QCSEN input pin is pulled low, the component has four chip
select inputs DCS[3:0], and four chip select outputs, QCS[3:0].
This is the "QuadCS enabled" mode. Through the remainder of
this specification, DCS[n:0] will indicate all of the chip select
inputs, where n=1 for QuadCS disabled, and n=3 for QuadCS
enabled. QxCS[n:0] will indicate all of the chip select outputs.
The SSTE32882HLB includes a high-performance, low-jitter,
low-skew buffer that distributes a differential clock input (CK
and CK) to four differential pairs of clock outputs (Yn and Yn),
and to one differential pair of feedback clock outputs (FBOUT
and FBOUT). The clock outputs are controlled by the input
clocks (CK and CK), the feedback clocks (FBIN and FBIN), and
the analog power inputs (AVDD and AVSS). When AVDD is
grounded, the PLL is turned off and bypassed for test purposes.
The SSTE32882HLB operates from a differential clock (CK and
CK). Data are registered at the crossing of CK going high, and
CK going low. The data is either driven to the corresponding
device outputs if exactly one of the DCS[n:0] input signals is
driven low.
Based on the control register settings, the device can change its
output characterisitics to match different DIMM net topologies.
The timing can be changed to compensate for different flight time
of signals within the target application. By disabling unused
outputs the power consumption is reduced.
The SSTE32882HLB accepts a parity bit from the memory
controller on the parity (PAR_IN) input, compares it with the data
received on the DIMM-independent data inputs (DAn, DBAn,
DRAS, DCAS, and DWE), and indicates whether a parity error
has occurred on the open-drain ERROUT pin (active low). The
convention is even parity; i.e., valid parity is defined as an even
number of ones across the DIMM-independent data inputs
combined with the parity input bit. To calculate parity, all
DIMM-independent D-inputs must be tied to a known logic state.
The DIMM-dependent signals (DCKEn, DODTn, and DCSn) are
not included in the parity check computation.
To ensure defined outputs from the register before a stable clock
has been supplied, RESET must be held in the low state during
power-up.
The SSTE32882HLB is available in a 176-ball BGA with
0.65mm ball pitch in a 11 x 20 grid. It is also available in a
176-ball Thin-Profile Fine-Pitch BGA with 0.65mm ball pitch in
an 8x22 grid. The device pinout supports outputs on the outer two
left and right columns to support easy DIMM signal routing.
Corresponding inputs are placed in a-way that two devices can be
placed back-to-back for four Rank modules while the data inputs
share the same vias. Each input and output is located close to an
associated no ball position or on the outer two rows to allow low
cost via technology combined with the small 0.65mm ball pitch.
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
IDTSSTE32882KA1AKG IC REGISTERING CLK DRIVER 176BGA
ISD1750SYR IC VOICE REC/PLAY 50SEC 28-SOIC
ISD5008EYI IC VOICE REC/PLAY 4-8MIN 28-TSOP
ISL12008IB8Z IC RTC I2C LO-POWER 8-SOIC
ISL12020MIRZ-T7A IC RTC/CALENDAR TEMP SNSR 20DFN
ISL12022IBZ-T7A IC RTC/CALENDAR TEMP SNSR 8SOIC
ISL12022MAIBZ IC RTC/CALENDAR TEMP SNSR 20SOIC
ISL12022MIBZ-T7A IC RTC/CALENDAR TEMP SNSR 20SOIC
相关代理商/技术参数
IDTSSTE32882HLBBKG8 制造商:Integrated Device Technology Inc 功能描述:IC REGISTERING CLK DRIVER 176BGA
IDTSSTE32882KA1AKG 功能描述:IC REGISTERING CLK DRIVER 176BGA RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP（0.209"，5.30mm 宽） 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT
IDTSSTE32882KA1AKG8 制造商:Integrated Device Technology Inc 功能描述:IC REGISTERING CLK DRIVER 176BGA
IDTSSTUB32866BHLF 功能描述:IC BUFFER 25BIT CONF REG 96LFBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C，SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1
IDTSSTUB32S869AHLF 功能描述:IC REGISTERED BUFFER 150-TFBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 信号缓冲器，中继器，分配器 系列:- 标准包装:160 系列:- 类型:转发器 Tx/Rx类型:以太网 延迟时间:- 电容 - 输入:- 电源电压:2.37 V ~ 2.63 V 电流 - 电源:60mA 安装类型:表面贴装 封装/外壳:64-TQFP 裸露焊盘 供应商设备封装:64-TQFP-EP（10x10） 包装:托盘 其它名称:Q5134101
IDTSSTUB32S869AHLFT 功能描述:IC REGISTERED BUFFER 150-TFBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 信号缓冲器，中继器，分配器 系列:- 标准包装:160 系列:- 类型:转发器 Tx/Rx类型:以太网 延迟时间:- 电容 - 输入:- 电源电压:2.37 V ~ 2.63 V 电流 - 电源:60mA 安装类型:表面贴装 封装/外壳:64-TQFP 裸露焊盘 供应商设备封装:64-TQFP-EP（10x10） 包装:托盘 其它名称:Q5134101
IDTSSTVF16857AGLF 功能描述:IC DDR REGISTER 48-TSSOP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 标准包装:3,000 系列:- 应用:PDA，便携式音频/视频，智能电话 接口:I²C，2 线串口 电源电压:1.65 V ~ 3.6 V 封装/外壳:24-WQFN 裸露焊盘 供应商设备封装:24-QFN 裸露焊盘（4x4） 包装:带卷 (TR) 安装类型:表面贴装 产品目录页面:1015 (CN2011-ZH PDF) 其它名称:296-25223-2
IDTSTAC9200X3NAEB1X 功能描述:IC AUDIO CODEC 2CH HD 32-QFN RoHS:是 类别:集成电路 (IC) >> 接口 - 编解码器 系列:- 标准包装:2,500 系列:- 类型:立体声音频 数据接口:串行 分辨率（位）:18 b ADC / DAC 数量:2 / 2 三角积分调变:是 S/N 比，标准 ADC / DAC (db):81.5 / 88 动态范围，标准 ADC / DAC (db):82 / 87.5 电压 - 电源，模拟:2.6 V ~ 3.3 V 电压 - 电源，数字:1.7 V ~ 3.3 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-WFQFN 裸露焊盘 供应商设备封装:48-TQFN-EP（7x7） 包装:带卷 (TR)